Products

 

 

ASNT8120-KMC

28.6Gbps Linear Phase Detector


  • Broadband linear phase detector with differential output
  • Adjustable data input equalizer with a possibility of by-pass
  • Selectable clock multiplier by 2 with externally adjustable duty cycle
  • Clock duty cycle indicator
  • Data edge density indicator
  • Fully differential input data and clock buffers with on-chip 50 Ohm termination
  • Differential phase error output with on-chip 100 Ohm termination
  • Single -3.3V power supply
  • Power consumption: 750mW
  • Custom leaded 24-pin metal ceramic package
Diagram 1 - asnt8120-kmc

The ASNT8120-KMC SiGe IC provides a differential phase error signal “perp”/”pern” that indicates the phase difference between the data “dp”/”dn” bit transitions and the input clock “cp”/”cn”. The input data spectrum can be corrected by the equalizer EQ with a frequency response adjustable by the variation of the control input signal “eqadj” within the voltage range from 0 to -2V. The lower values of “eqadj” disable the equalizer and send the input data signal directly to the phase detector block (PhaseDet.). The input clock can be delivered to the phase detector block either directly or through the multiplier by 2 (Cx2) with externally adjustable duty cycle. The enabling of the multiplication and value of the duty cycle is controlled by the signal “phadj” that operates similar to “eqadj” with the same threshold value of -2V. The phase detector outputs both the differential phase error signal and the single-ended signal “ed” that delivers an analog voltage indicating the number of transitions in the data bit stream. The additional duty cycle control (DutyCycleCntrl) block delivers the single-ended analog signal “dcyc” that indicates the clock duty cycle deviation from 50%. The detector can process an up to 28.6Gbps data and up to 14.3GHz clock signals. The part’s I/Os support the CML logic interface with on chip 50 Ohm termination to ground at the input and 100 Ohm termination to ground at the output. The chip operates from a single -3.3V power supply.

Diagram 2 - asnt8120-kmc Diagram 3 - asnt8120-kmc Diagram 4 - asnt8120-kmc Diagram 5 - asnt8120-kmc Diagram 6 - asnt8120-kmc

Pins scheme for asnt8120-kmc is not available.

Terminal Functions of asnt8120-kmc Part 1

Electrical Characteristics

The chip is packaged in a standard metal-ceramic-24-pin QFN package.

Full package description: PDF

Full product description: PDF

Previous page: ASNT8010  Next page: High Speed Logic Family (0-50Gbps)