
ASNT8051-PQB

9.9-12.1GHz and 11-12.9GHz Programmable PLL with integrated VCOs

- Programmable clock multiplier (CMU) with two selectable frequency ranges of internal PLL
- Optional operational mode as a clock divider with PLL disabled
- Closed-Loop SSB phase noise at 10MHz offset better than 98dB/Hz
- On-chip Loss-of-Lock control circuit
- External RC loop filter
- LVDS, CML, or PECL input reference clock interface
- Full-rate CML clock input interface
- Full-rate or half-rate CML clock output interface
- LVDS divided clock output with optional 90°-step phase adjustment
- Single +3.3V power supply
- Low power consumption of 570mW
- Fabricated in SiGe for high performance, yield, and reliability
- Standard 40-pin QFN package





DESCRIPTION




Fig. 1. Functional Block Diagram

ASNT8051-PQB is a clock multiplication unit (CMU) with a dual-range phase-locked loop (PLL) incorporating high-speed voltage-controlled oscillators (VCOs). The part features several control functions shown in Table 1. All functions are further described in the specified sections.

Control	Logic State				
signal	"0"	Not connected (default)	"1"	in.	
off12g	Higher VCO range	Same as 0 state	Lower VCO range	PLL	
offcho	Full-rate HS output clock	Half-rate HS output clock	HS COB disabled	HS COB	
phs1/phs2	See Table 4			CPR	
offpll	PLL enabled	Same as 0 state	PLL disabled	PLL	
offect	CML/PECL input interface	Same as 1 state	LVDS input interface	LS CIB	

Table 1. PLL Control Functions

One of the two frequency ranges can be selected by the control signal off12g. In the main operational mode, the IC shown in Fig. 1 accepts a low-speed reference clock cr16p/cr16n with the frequency f/16 and converts it into a high-speed output clock cho with the selectable frequency f or f/2 and a low-speed output clock clo with the frequency f/16. The frequency of the high-speed clock is selected through the external 3-state control signal offcho that can also disable the clock output buffer.

One of four 90° shifted phases of the low-speed output clock with the frequency f/16 can be selected by control signals phs1 and phs2.

When operating in the closed-loop mode, the PLL requires an external loop filter connected to pins ftr1p and ftr1n. The output signal loln indicates the locked or unlocked state of the PLL. The PLL also supports an open-loop mode of operation with its selected VCO controlled externally by voltages applied to the filter pins ftr1p and ftr1n. The chip can operate as a divider by 16 of the input high-speed clock cep/cen if the PLL is disabled by the control signal offpll.



The IC uses a single +3.3V power supply and is characterized for operation from $-25^{\circ}C$ to $125^{\circ}C$ of junction temperature.

HS CIB

The High-Speed Clock Input Buffer (HS CIB) can process an external clock signal cep/cen with frequencies from DC to the specified maximum value. The clock inputs support the CML logic interface with on chip 50*Ohm* termination to vcc and may be used differentially, AC/DC coupled, single-ended, or in any combination. In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

LS CIB

The Low-Speed Clock Input Buffer (LS CIB) is a proprietary universal input buffer (UIB) that can run at a high frequency. The UIB's input termination impedance is controlled by the CMOS signal offecl and is set to 100*Ohm* differential if offecl="1" (true LVDS mode, default state) or 50*Ohm* single-ended to vecl if offecl="0" (CML mode). The value of vecl should be equal to vcc in CML mode. It can be also set to vcc-2V in order to support the PECL interface. In this case, the corresponding termination voltage source should be able to both sink and source up to 20mA of current. Possible input clock application schemes are detailed in Table 2, where Vcm is the common-mode voltage of the clock signal.

Interface	Clock	cr16p signal			cr16n signal		
type	type	Swing, mV	Connection	Vcm, V	Swing, mV	Connection	Vcm, V
LVDS	Diff.	70-to-500	DC	1.2±1.0	70-to-500	DC	1.2±1.0
(offect	SE	140-to-900	AC	ı	Threshold	DC	vee-to-vcc
=1)		Threshold	DC	vee-to-vcc	140-to-900	AC	-
CML or	Diff.	70-to-500	DC	vcc-Swing/2	70-to-500	DC	vcc-Swing/2
PECL			AC	-		AC	-
(offect	SE	140-to-900	AC	-	-	Not connected	-
=0)		140-to-900	AC	ı	Threshold	DC	vcc
		-	Not connected	-	140-to-900	AC	_
		Threshold	DC	VCC	140-to-900	AC	-

Table 2. LS Input Clock Application Schemes

As can be seen, the UIB is designed to accept differential signals with DC common mode voltages between the negative (vee) and the positive (vcc) supply rails, as well as AC common mode noise with a frequency up to 5MHz and voltage levels from vee to vee+2.4V. It can also receive single-ended signals with a threshold voltage between vee and vcc applied to the unused pin of the differential input interface.

PLL

The PLL contains a phase frequency detector, a charge pump, an on-chip integrator with an additional offchip filter connected between pins ftr1p and ftr1n, and two selectable LC-tank VCOs with different central frequencies. The recommended parameters of the external filter schematic components shown in Fig. 2 are for reference only and can be modified based on specific requirements.




Fig. 2. External Filter Schematic

The PLL is activated by the external control signal offpll="0" (default state). In case of offpll="1", the PLL is disabled and the chip operates as a divider by 16.

The main function of the PLL is to synthesize the full-rate clock C by aligning the phase and frequency of the divided clock from the internal divider to the externally applied reference clock cr16. Selection of the required VCO is defined by the CMOS control signal off12g (lower-speed VCO if off12g="1"; higher-speed VCO if off12g="0", default state). The state of the PLL is indicated by the output CMOS loss-of-lock alarm signal loln (loln="0" if PLL is not locked, loln="1" if phases and frequencies of internal and reference clocks are matching).

If required, the selected VCO can be externally controlled by voltages applied to pins ftr1p and ftr1n as shown in Table 3. In this case, the PLL is operating in the open-loop mode. The unused VCO is completely disabled in order to save power.

 ftr1p signal, V
 ftr1n signal, V
 VCO frequency

 Vccm+0.8=3.1
 Vccm=2.3
 min

 Vccm-0.8=1.5
 Vccm=2.3
 max

 Vccm=2.3
 Vccm+0.8=3.1
 max

 Vccm=2.3
 Vccm-0.8=1.5
 min

Table 3. VCO External Control Modes

Divider-by-16

The Divider-by-16 (/16) includes 4 divide-by-2 circuits connected in series. The clocks divided by 8 and 16 are supplied to the PLL's phase detector and to the clock processor CPR.

CPR

The clock processor (CPR) receives divided by 16 clocks from the divider and supplies the processed signal to the low-speed clock output buffer LS COB. The phase of the delivered divided-by-16 clock C16 can be altered utilizing the CMOS control pins phs1 and phs2 as shown in Table 4.

Table 4. Output Clock Phase Selection

phs1 phs2 C16 ph

phs1	phs2	C16 phase
vee (default)	vee (default)	0°
vee	vcc	90°
vcc	vee	180°
VCC	VCC	270°



HS COB

The High Speed Clock Output Buffer (HS COB) receives full-rate (C) and half-rate (C2) clocks from the PLL and converts the selected one into CML output signal cho. The state of the buffer is controlled by the external CMOS control signal offcho (disabled if offcho="1"; C2 output if offcho is not connected, default state; C output if offcho="0").

LS COB

The LVDS Low-Speed Clock Output Buffer (LS COB) converts the signal from the CPR into the LVDS output signal clo. The proprietary low-power LVDS output buffer utilizes a special architecture that ensures operation at frequencies up to 2.0GHz with a low power consumption level of 30mW. The buffer satisfies all requirements of the IEEE Std. 1596.3-1996 and ANSI/TIA/EIA-644-1995. For the correct operation, it requires external differential 1000hm DC termination at the receiver side. These pins should **NEVER be CONNECTED** to devices with 50*Ohm* termination to ground **WITHOUT DC BLOCKS!**

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 5 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed vee).

Table 5. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage (vcc)		3.6	V
Power Consumption		0.63	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

TERMINAL FUNCTIONS

TERMINAL			DESCRIPTION			
Name	No.	Type				
High-Speed I/Os						
сер	14	Input	CML differential	external clock inputs with internal SE 500hm		
cen	13		termination to vc			
chop	17	Output	CML differential	clock outputs with internal SE 500hm termination		
chon	16		to vcc. Require ex	sternal SE 50 <i>Ohm</i> termination to vcc		
			Low	-Speed I/Os		
cr16p	1	Input	LVDS/CML clos	ck inputs. See <i>LS CIB</i> for allowed application		
cr16n	2		schemes			
clop	20	Output	LVDS clock outp	uts. See <i>LS COB</i> for a detailed description		
clon	19					
	Controls					
offecl	3	Input	3.3V CMOS contr	ol signals		
offcho	5					
off12g	9					
offpll	11					
phs2	24					
phs1	25					
ftr1p	7	Input		g the external loop filter. Can be also used for VCO		
ftr1n	8			the open-loop mode		
loln	6	Output	3.3V CMOS control output			
Supply and Termination Voltages						
Name	Description		ription	Pin Number		
vcc	Positive power supply (+3.3 <i>V</i>)		r supply $(+3.3V)$	12, 15, 18, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39		
vee	External ground (0V)		ground (0V)	4, 10, 22, 23, 30, 40		
nc	Not connected pins			21, 26		



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
vee		0.0		V	External ground
vcc	3.1	3.3	3.5	V	±6%
Ivcc	165		180	mА	
Power consumption		570		mW	
Junction temperature	-40	25	125	$^{\circ}C$	
	Н	IS Input	Clock (C	ep/cen)	
Frequency	DC		17	GHz	
Swing	220		800	mV	Differential or SE, p-p, at 17 <i>GHz</i>
	50		800	mV	Differential or SE, p-p, at 4 <i>GHz</i>
CM Voltage Level	vcc-0.8		VCC	V	Must match for both inputs
Duty Cycle	40%	50%	60%		
	LS	Input C	lock (cr1	6p/cr16n)	
Frequency	DC		810	MHz	
Swing	140		900	mV	Differential or SE, p-p
CM Voltage Level	vee	1.6	VCC	V	Must match for both inputs
	HS	Output	Clock (ch	nop/chon)
Frequency	DC		17	GHz	
Logic "1" level		VCC		V	
Logic "0" level	,	vcc-0.58	}	V	
Jitter		6		ps	Peak-to-peak at 12.5 <i>GHz</i>
Duty Cycle		50%			
	LS	Output	Clock (C	lop/clon)	
Frequency	DC		1060	MHz	
Interface		LVDS			Meets the IEEE Std.
CMOS control inputs and outputs (offecl, offcho, off12g, offpll, oncml, phs1, phs2, loln)					
Logic "1" level	vcc-0.3			V	
Logic "0" level		•	vee+0.3	V	
VCOs					
Low frequency of VCO 1		11.0		GHz	Higher-speed VCO.
High frequency of VCO 1		12.9		GHz	Active if off12g ="0"
Low frequency of VCO 2		9.9		GHz	Lower-speed VCO.
High frequency of VCO 2		12.1		GHz	Active if off12g ="1"
External control common		2.3		V	In the open-loop mode
mode vccm					
External control voltage	vccm-0.	8 vc	cm + 0.8	V	In the open-loop mode
range					

PACKAGE INFORMATION

The chip is packaged in a standard 40-pin QFN package shown Fig. 3. It is recommended that the center heat slug located on the back side of the package is soldered to the **vee** plain that is ground for the positive supply.

The part's identification label is ASNT8051-PQB. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.




Fig. 3. Package Drawing



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

REVISION HISTORY

Revision	Date	Changes
1.5.2	02-2020	Updated Package Information
1.4.2	07-2019	Updated Letterhead
1.4.1	08-2015	Updated Fig. 2 External Filter Schematic
1.3.1	05-2013	Corrected clock names in Table 2
1.2.1	03-2013	Revised title
		Corrected description
		Corrected electrical characteristics
		Updated format
1.1	05-2012	Corrected supply information
1.0	04-2012	First release