


Ultra High-Speed Mixed Signal ASICs

Office: (310) 530-9400 Fax: (310) 530-9402 www.adsantec.com

ASNT6164-KMM DC-32*GHz* Linear Non-Blocking Cross-Switch 2x2

- DC to 32*GHz* broadband operation
- Two differential CML-type input ports and two differential CML-type output ports
- Temperature-stabilized differential gain of approximately 0dB
- 1*dB* compression point of 0*dBm*
- DC-to-1*GHz* broadband channel selector ports
- Optional two-channel mixer/adder setting available
- Low jitter and limited temperature variation over industrial temperature range
- Single +3.6V or -3.6V power supply
- Power consumption: 1400*mW*
- Fabricated in SiGe for high performance, yield, and reliability
- Custom CQFP 44-pin package





DESCRIPTION




Fig. 1. Functional Block Diagram

The temperature stable ASNT6164-KMM linear non-blocking cross-switch 2x2 is intended for use in high-speed systems. The IC shown in Fig. 1 can deliver two different broad-band analog differential signals d0p/d0n and d1p/d1n to two differential outputs q0p/q0n and q1p/q1n with a nominal gain of 0*dB*. It can also be used as a two-channel analog mixer/adder of signals d0p/d0n and d1p/d1n. Two low-speed analog current controls lef1c and lef3c are available for bandwidth and peaking adjustments. Both controls are very similar and change peaking of the part's frequency response at high frequencies (above 20GHz). lef1c has a higher impact on the frequency response and also improves linearity at low control voltages. A relatively flat frequency response can be achieved at lower control voltages but it may be not the best setting for the signal eye.

The assignment of inputs to outputs is performed through the external high-speed ports sel1 and sel2 that can be referenced to either vcc or vee. The assignment logic is shown in Table 1. When the low-speed single-ended control port on2 is set to vcc, it switches the circuit into mixer/adder mode with both inputs active at the same time.

on2	sel1	sel0	Input connected to q0	Input connected to q1	Comments
0	0	0	d0	d0	
0	0	1	d1	d0	
0	1	0	d0	d1	
0	1	1	d1	d1	default state
1	*	*	d0+d1	d0+d1	

Table 1	. Chan	nel Select	ion
10000			

The part's I/O's support the CML logic interface with on chip 50*Ohm* termination to **vcc** and may be used differentially, AC/DC coupled, single-ended, or in any combination. In DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in the ELECTRICAL CHARACTERISTICS. In AC-coupling mode, the input termination provides the required common mode voltage automatically.

POWER SUPPLY CONFIGURATION

The part can operate with either negative supply (vcc = 0.0V = ground and vee = -3.6V), or positive supply (vcc = +3.6V and vee = 0.0V = ground). In case of the positive supply, all I/Os need AC termination when connected to any devices with 50*Ohm* termination to ground.

Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume vcc = 0.0V = ground.

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 2 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed vcc).

Parameter	Min	Max	Units
Supply Voltage (vee)		-4	V
Power supply current		320	mA
Input Voltage	vcc-1.2	vcc-0.6	V
RF Input Voltage Swing (SE)		0.6	V
Analog control voltages	vee	VCC	V
Case Temperature		+90	°С
Storage Temperature	-40	+100	°С
Operational Humidity	10	98	%
Storage Humidity	10	98	%



TERMINAL FUNCTION

TERMINAL				DESCRIPTION			
Name	No.	Туре					
	High-speed Signals						
d0p	26	CML -	Differential high	speed data inputs with internal SE 670hm			
d0n	28	type	termination to vcc and SE 500hm termination to virtual ground				
d1p	8	CML -	1				
d1n	10	type					
q0p	21	CML -	Differential high	speed data outputs with internal SE 500hm			
q0n	19	type	termination to vcc. Require external SE 500hm termination to vcc				
q1p	17	CML -					
q1n	15	type					
			Contr	rol Signals			
sel0	41	SE	High-speed input with selectable logic levels, (active: high;				
sel1	39	SE	default: low). For the selection logic see Table 1				
ief1c	43	Analog	Analog current control with internal 64 <i>KOhm</i> termination to vcc				
ief3c	4	Control	and 72KOhm termination to vee.				
on2	37	CMOS	Low-speed high-	impedance input (active: high, mixer/adder mode;			
0112			default: low, 1-of-2 selector mode;)				
	Supply and Termination Voltages						
Name		Descr	ription	Pin Number			
vcc Positive power supply rail			er supply rail	1, 3, 5, 7, 9, 11, 12, 14, 16, 18, 20, 22, 23, 25,			
				27, 29, 31, 33, 34, 36, 38, 40, 42, 44			
vee	Ne	gative pov	ver supply rail	2, 13, 24, 35			
n/c		Not conn	ected pins	6, 30, 32			



ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS	
General Parameters						
/ee -3.4 -3.6 -3.8 V ±5.5%						
VCC		0.0		V	External ground	
Ivee		400		mА	In Selector Mode	
1766		600		mA	In Mixer/Adder Mode	
Power consumption		1400		mW	In Selector Mode	
Power consumption		2100		mW	In Mixer/Adder Mode	
Junction temperature	-25	50	125	°C		
	Inpu	ut Analog	(d0p/d0n	, <mark>d1p/d</mark> 1	ln)	
Bandwidth	DC		32	GHz	-3 <i>dB</i>	
Common mode level		VCC		mV		
	0		400	mV	Single-ended, with unused input not	
Voltage swing, pk-pk	0		400		connected or AC terminated	
	0		800	mV	Differential	
		-35		dB	at 3 <i>GHz</i>	
S11		-16		dB	at 10 <i>GHz</i>	
511		-11		dB	at 20GHz	
	-9			dB	at 25 <i>GHz</i>	
	Curre	nt Control	Signals ((ief1c/ie	f3c)	
Control range	vee+0		ee+1.95	V		
Default voltage level		vee+1.9		V	at $\pm 3.6V$ supply	
	Outp	ut Analog	(q0p/q0r	n, q1p/q	1n)	
Bandwidth	DC		32	GHz	-3 <i>dB</i>	
Common mode level		vcc-0.55		V	With external 500hm	
Common mode lever					DC termination to VCC	
Small Signal Differential Gain	-1.5	0.0	+1.5	dB	up to 25 <i>GHz</i>	
Output referred 1dB		1		dBm	Single-Ended, 20GHz	
Compression Point					_	
		0.6		%	at 1 <i>GHz</i>	
THD		0.7		%	at 10GHz	
		2		%	at 25GHz	
	3.5			%	at 35GHz	
Low-Speed Control (on2)						
High logic level		VCC		V	Mixer/Adder Mode	
Low logic level		vee		V	1-of-2 Selector Mode	
	High-Speed Control (sel0, sel1)					
Bandwidth		1		GHz		
High logic level		VCC		V	See Table 1	
Low logic level		vee		V	See Table 1	
Input current			20	uА	sink or source	



PACKAGE INFORMATION

The chip die is housed in a custom 44-pin CQFP package shown in Fig. 2. The package provides a center heat slug located on its back side to be used for heat dissipation. ADSANTEC recommends for this section to be soldered to the **vcc** plain, which is ground for a negative supply, or power for a positive supply.




Fig. 2. CQFP 44-Pin Package Drawing (All Dimensions in mm)

The part's identification label is ASNT6164-KMM. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 digits after the underscore represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.

Rev. 1.2.2



REVISION HISTORY

Revision	Date	Changes			
1.2.2	01-2020	Updated Package Information			
1.1.2	11-2019	Corrected range of analog controls			
		Added description of analog controls			
		Added maximum values of analog control voltages			
1.0.2	10-2019	Corrected default states in Table 1			
0.2.2	08-2019	Corrected Terminal Functions table			
0.1.2	08-2019	Corrected bandwidth Corrected pinout drawing			
0.0.2	08-2019	Updated letterhead			
0.0.1	01-2019	Preliminary release			